

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
10 October 2002 (10.10.2002)

PCT

(10) International Publication Number
WO 02/079988 A1

(51) International Patent Classification⁷: **G06F 11/00**

(21) International Application Number: **PCT/US02/07974**

(22) International Filing Date: **4 March 2002 (04.03.2002)**

(25) Filing Language: **English**

(26) Publication Language: **English**

(30) Priority Data:
09/912,086 29 March 2001 (29.03.2001) US

(71) Applicant: **TRANSWITCH CORPORATION**
[US/US]; 3 Enterprise Drive, Shelton, CT 06484 (US).

(72) Inventors: **SOLTYSIAK, Edward**; 118 Cummings Drive, Orange, CT 06477 (US). **SINGH, Kumar, Shakti**; C4-D/59B Janakpuri, New Delhi 110058 (IN). **GOYAL, Pawan**; UP-9Z Maurya Enclave, Pitampura, New Delhi 110034 (IN).

(74) Agents: **GORDON, David, P. et al.**; 65 Woods End Road, Stamford, CT 06905 (US).

(81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CO, CR, CU, CZ, DE, DK, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHODS AND APPARATUS FOR BURST TOLERANT EXCESSIVE BIT ERROR RATE ALARM DETECTION AND CLEARING



(57) Abstract: The excessive bit error rate detection algorithm (Fig. 3) operates in two modes (116): BURST mode (10 & 14) and non-BURST mode (10 & 12). In non-BURST mode (10 & 12), an alarm state (12) is entered if an error count (EC) exceeds ($>=$) a threshold (THDV) within a set number of frames and exits the alarm state (12) when the error count (EC) stays below a threshold (THDV) for a set number of frames. In the BURST mode (10 & 14), the alarm state (12) is not entered unless the error count (EC) exceeds the threshold (THDV) two consecutive times and does not exit the alarm state (12) unless the error (EC) remains below a threshold (THDV) for two consecutive frame counts.

WO 02/079988 A1

METHODS AND APPARATUS FOR BURST TOLERANT EXCESSIVE BIT ERROR RATE ALARM DETECTION AND CLEARING

This application is related to co-owned U.S. Patent Number 5,724,362 entitled "Apparatus and Method Employing a Window Reset for Excessive Bit Error Rate Alarm Detection and Clearing," the complete disclosure of which is incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to the field of telecommunications. More particularly, the present invention relates to apparatus and methods for in-service performance monitoring of high speed synchronous digital telecommunications signals.

2. State of the Art

The telecommunications network servicing the United States and the rest of the world is presently evolving from analog transmission to digital transmission with ever-increasing bandwidth requirements. Fiber optic cable has proved to be a valuable tool of such evolution, replacing copper cable in nearly every application from large trunks to subscriber distribution plants. Fiber optic cable is capable of carrying much more information than copper with better noise immunity.

With the advent of fiber optic communications, various standards governing the transport of data have arisen. One standard is commonly known as "SONET"; the "Synchronous Optical Network". Details regarding the SONET standard are set forth in Bellcore document TR-NWT-000253 which is hereby incorporated by reference herein in its entirety, as well as documents referenced therein. In the U.S., SONET standards are based on a synchronous transport signal (STS) and in Europe, SDH (Synchronous Digital Hierarchy) standards are based on a

synchronous transport module (STM). The STS and STM signals can be configured to different bit rates and designated as STS-n and STM-n where n is an indication of a bit rate multiple. For example, an STS-3 signal has a bit rate which is three times that of an STS-1 signal and an STM-4 signal has a bit rate which is four times that of an STM-1 signal. Although an STM-1 signal has the same bit rate as an STS-3 signal, the signals contain different frame structures.

As set forth in the Bellcore documents, and as exemplified in prior art Figure 1 which shows a SONET STS-1 frame, SONET signals are sent in a frame format which includes section overhead and line overhead which together are taken as transport overhead (TOH) arranged as columns of bytes, and a payload which is also arranged as columns of bytes. The bytes of the payload, in turn, include "path layer overhead" (POH) bytes. As seen in prior art Figure 2 which details the TOH and POH bytes, among the TOH bytes are bytes B1 and B2 which are eight-bit interleave parity (BIP-8) codes. Similarly, the path overhead includes byte B3 which is a BIP-8 code byte. The bit error rate of a line is derived from the sum of BIP-8 for STS-1s in an STS-N. In the case of STM signals, the bit error rate is derived from the sum of BIP-24 of STM-1s in an STM-N. See ITU-T Recommendations G.707, G.708 and G.709.

As set forth in Bellcore document TR-NWT-000253, a user selected BER threshold ranging from 1×10^{-3} to 1×10^{-9} is then used to indicate signal fail (SF) and signal degrade (SD) conditions for the initiation of an automatic protection switching (ASP). (See Section 5.3 of Bellcore TR-NWT-000253). In addition, there is a maximum detection time requirement and an average detection time objective which depend upon the chosen BER level. For example, as set forth in Table 5-2 of Bellcore TR-NWT-000253, the maximum alarm detection time for a BER of 1×10^{-3} is 10 ms, while the maximum detection time for a BER of 1×10^{-5} is one second. The average detection time objective for the BER of 1×10^{-3} is 8 ms, while the average detection time

objective for the BER of 1×10^{-5} is $300/N$ ms or 8ms, whichever is greater, where N is the level of the STS signal (e.g., N=1 for an STS-1 signal). The algorithm used to detect alarm conditions should also be tolerant to burst errors of up to 3ms.

In detecting and generating alarm conditions based on the BIP-8 code violations, a sliding window algorithm (SWA) is suggested in Bellcore TR-NWT-000253. In particular, M_t consecutive blocks of data are examined, where M_t equals the maximum number of blocks observed before reinitialization (for alarm). If there are m_t or more blocks (where m_t is a desired flag count threshold number) each having m or more parity violations (where m is a parity violation count threshold) in the M_t blocks, an alarm will be issued. If not, the window of the M_t consecutive blocks is advanced (slid) by a single block, and the calculations are repeated for that set of M_t consecutive blocks. Again, if there are m_t or more blocks each having m or more parity violations, an alarm will be issued. If not, the window is again slid, and the calculations repeated.

In implementing the sliding window algorithm for a window size of N frames, the BIP-8 code violation must be checked for the current frame and the previous N-1 frames, and the previous N-1 BIP-8 code violations must be stored. The requirement of checking the BER every frame, and storing the previous N-1 BIP-8 code violations places a large strain on hardware and/or software implementing the SWA. In fact, in order to meet the BER threshold of 1×10^{-3} with the detection time objective of 8 ms, only hardware or VLSI implementation is feasible. In addition, with the sliding window algorithm, the false alarm rate for declaring a signal degrade or failure is unacceptably high.

Previously incorporated co-owned U.S. Patent Number 5,724,362 discloses methods and apparatus for generating and clearing an excessive bit error rate (EBER) alarm utilizing a reset window algorithm. The BIP-8 bytes (e.g., B2 bytes) of

incoming data blocks (each block being B frames long) of an STS_n telecommunications signal are monitored in an "idle state" for code violation counts (CV). Upon receiving a data block having a code violation count meeting or exceeding a code violation count threshold (CVSET), a counter is initialized in a "crossing calculation state", and a window comprising a plurality (W) of blocks is monitored. The counter counts the number of incoming blocks in the window having a CV which meets or exceeds CVSET. If in the crossing calculation state, the count meets or exceeds its own threshold (X), an alarm state is entered and an EBER alarm is set. If not, the system returns to the "idle state". Once in the alarm state, every received block is monitored for its code violation count. The first received block with a CV count of CVCLR (code violation clear) or less initializes a "clearing calculation state" which sets a clearing-counter CC. The clearing counter CC is used to count the number of incoming blocks in the window having a CV of CVCLR or less. If the CC count meets a third threshold value Y within the time window, the alarm is cleared and the system returns to the idle state. Otherwise, the system reverts to the alarm state. The parameters B, W, X, Y, CVSET, and CVCLR are user configurable for expected BER thresholds between 10^{-3} and 10^{-9} . The methods are also applicable to STM-N signals. Although the methods disclosed are generally effective in bursty error conditions, it is not configurable in any particular way for better performance in bursty conditions.

SUMMARY OF THE INVENTION

It is therefore an object of the invention to provide a method for conducting excessive bit error rate (EBER) alarm generation and clearing which is implementable in hardware, software, or firmware.

It is another object of the invention to provide an EBER alarm generation and clearing algorithm which meets maximum detection time and detection time objective standards.

It is a further object of the invention to provide an EBER alarm generation and clearing algorithm which has a reduced false alarm rate relative to the sliding window algorithm.

It is an additional object of the invention to provide an EBER alarm generation and clearing algorithm which is configurable for expected BERs and for expected bursty errors.

In accord with these objects which will be discussed in detail below, the algorithm of the present invention utilizes the following user configurable variables: a detection threshold (THDV), a detection time base (TBDV), a recovery threshold (THRV), a recovery time base (TBRV), and a burst mode indicator (BURST). The thresholds THDV and THR V are sixteen bit numbers representing a number of BIP violations. The time bases TBDV and TBRV are sixteen bit numbers representing the number of frames in the sampling windows for determining alarm detection and recovery. The BURST indicator is a one bit value indicating whether the burst mode is enabled or disabled. The method steps of the invention include configuring the variables listed above, and maintaining a frame count (FC) and an error count (EC). If BURST=0, an alarm condition is detected when $EC \geq THDV$ and $FC < TBDV$, and an alarm recovery is detected when $FC \geq TBRV$ and $EC < THR V$. If BURST=1, a potential alarm state is detected when $EC \geq THDV$ and $FC < TBDV$ and an actual alarm condition is detected when the error count exceeds the threshold a second consecutive time. Similarly, when BURST=1, the alarm recovery is detected only when the EC stays below the recovery threshold for two consecutive recovery time base windows. According to the presently preferred embodiment, the frame counter is adjustable to count frames once every 125 microseconds or once every 500 microseconds. This allows the sampling windows to be as large as 32.768 seconds each.

Additional objects and advantages of the invention will become apparent to those skilled in the art upon reference to

the detailed description taken in conjunction with the provided figures.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a prior art representation of the layout of a SONET STS-1 frame;

Figure 2 is a prior art representation of specific bytes in the section, line, and path layer overhead portions of the STS-1 frame of Fig. 1;

Figure 3 is a flow chart illustrating the method of the invention for generating and clearing bit error rate alarms; and

Figure 4 is a block diagram of an apparatus which generates and clears bit error rate alarms in accord with the method of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The methods of the present invention utilize the following user configurable variables: a detection threshold (THDV), a detection time base (TBDV), a recovery threshold (THR), a recovery time base (TBRV), and a burst mode indicator (BURST). The thresholds THDV and THR are preferably sixteen bit numbers representing a number of BIP violations. The time bases TBDV and TBRV are preferably sixteen bit numbers representing the number of frame counts in the sampling windows for determining alarm detection and recovery. The BURST indicator is preferably a one bit value indicating whether the burst mode is enabled or disabled. The method steps of the invention also include maintaining a resettable frame count (FC) and a resettable error count (EC). According to the presently preferred embodiment, the frame count FC is incremented either once every 125 μ s or once every 500 μ s depending on whether a time base bit (TBH) is set. If TBH is set to 1, FC is incremented every 500 μ s and the

maximum detection and recover times are $2^{16} \times 500 \mu\text{s} = 32.768$ seconds.

The detection, recovery and time base thresholds are selected to meet the GR-253-CORE standard switch initiation times for 1.0E-3 through 1.0E-8. To meet this standard, an alarm notification should be provided well before the required switch time in order that the host has ample time to actually perform the switching function. Table 1 illustrates notification times and B2 violations per frame (excluding section overhead) as compared to detection threshold and switch initiation time.

Detection Threshold	Required Switch Initiation Time (ms)	Alarm Notification Time (ms)	Number of B2 Violations per Frame
1.0E-3	8	1	19.224
1.0E-4	13	2	1.9224
1.0E-5	100	16	0.19224
1.0E-6	1,000	128	0.019224
1.0E-7	10,000	2,048	0.0019224
1.0E-8	83,000	16,384	0.00019224

Table 1

The GR-253-CORE standard states that for testing with a SONET test set, the distribution of errors should be either periodic or random. Since the algorithm of the invention uses a discrete window, the detection time base counters should be set to one-half the alarm notification time in order to meet the alarm notification time objective. The error detection and time base control registers should be set as shown in Table 2.

Desired Threshold	Error Detect (A044e/4f)	Time base Detect (A0450/51)	Number of B2 Violations per Frame	Actual Threshold	Error (difference between actual and desired thresholds)
1.0E-3	4Ch	4h (0.5 ms)	19d	9.8E-4	2%
1.0E-4	10h	8h (0.1 ms)	2d	1.04E-4	4%
1.0E-5	Ch	40h (8 ms)	0.1875d	9.7E-6	3%
1.0E-6	Ah	200h (64 ms)	0.0195d	1.01E-6	1%
1.0E-7	10h	2000h (1024 ms)	0.00195d	1.01E-7	1%
1.0E-8	Ch	4000h (8192 ms)	0.000183d	9.5E-9	5%

Table 2

The last row of Table 2 assumes that TBH is set to 1, i.e. the time base is $500 \mu s$ and A0440=20. If the BER is higher than the programmed threshold, notification will take place within the amount of time listed for the threshold that matches the incoming BER. For example, if the threshold is programmed to monitor for BER at a level of 1.0E-5 (notification in 16 ms or less) but the actual incoming BER is 1.0E-3 then the notification interrupt will be set to 1 ms rather than waiting until the end of the 16 ms window.

Figure 3 illustrates the methods of the invention as a state machine having four states and ten triggers. The states are labeled the idle alarm state 10, the alarm set state 12, the burst alarm clear state 14, and the burst alarm set state 16. The triggers are labelled A-J and are defined in terms of whether or not BURST mode is enabled, a comparison of EC with the detection and recovery thresholds, and a comparison of FC with detection and recovery time base thresholds.

As mentioned above, the operation of the invention is significantly affected by whether or not the BURST bit is set to indicate operation in the BURST mode. When the BURST mode is turned off, the method of the invention is to proceed from an idle alarm clear state 10 to the alarm set state 12 when the error count EC equals or exceeds the threshold THDV before FC reaches the threshold TBDV as indicated by trigger F. Also when burst mode is turned off, recovery from the alarm set state 12 back to the idle alarm clear state 10 is effected when the EC remains below the recovery threshold THR_V for at least one full cycle of TBRV as indicated by trigger G.

When the BURST mode is turned on, the method of the invention is to proceed from an idle alarm clear state 10 to a conditional burst alarm clear state 14 when the error count EC equals or exceeds the threshold THDV before FC reaches the threshold TBDV as indicated by trigger H at the lower part of Figure 3. If, while in the conditional burst alarm clear state 14, the EC drops below the detection threshold THDV during the next consecutive TBDV, the idle alarm clear state 10 is re-entered. If, while in the conditional burst alarm clear state 14, the EC remains above the detection threshold THDV during the next consecutive TBDV, the alarm set state 12 is entered as indicated by trigger H at the left side of Figure 3. When BURST mode is turned on, recovery from the alarm set state 12 back to the idle alarm clear state 10 is effected via a conditional recovery state, the burst alarm set state 16. More

particularly, if the EC drops below the recovery threshold THRV for one full cycle of TBRV, the burst alarm set state 16 is entered as indicated by trigger B at the top of Figure 3. If, in the burst alarm set state 16, the EC drops below the recovery threshold for the next consecutive recovery period, the idle alarm clear state 10 will be entered as indicated by the trigger B on the right side of Figure 3. If, in the burst alarm set state 16, the EC rises equal to or greater than the recovery threshold for the next consecutive recovery period, the alarm set state 12 is re-entered as indicated by trigger D. The triggers A, C, E, and J indicate the conditions under which the state machine will remain in states 12, 16, 10, and 14, respectively.

An apparatus 100 for performing the method of the invention is illustrated in Figure 4. The apparatus 100 includes a state machine 102, a resettable frame counter 104, and a resettable error counter 106. The state machine is coupled to user configurable inputs 108 for TBDV (detection time base), 110 for THDV (detection threshold), 112 for THRV (recovery threshold), 114 for TBRV (recovery time base), and 116 for BURST (burst mode setting). The state machine 102 receives frame counts 118 from the frame counter 104 and resets the frame counter 104 via a reset line 120. Error counts 122 are provided to the state machine 102 from the error counter 106 which is reset by the state machine 102 via the reset line 124. Both the frame counter 104 and the error counter 106 receive input from the STS/STM frame 126 and clock 128. The frame counter 104 also

receives user configurable input 130 for TBH (time base), the one bit indicator which indicates whether the frame count should be incremented once every 125 μ s or once every 500 μ s. As illustrated, the state machine also has an alarm output 132.

From the foregoing, those skilled in the art will appreciate that the apparatus 100 may be embodied as hardware, software, or a combination of hardware and software. According to the presently preferred embodiment, the apparatus is embodied as firmware using an ASIC (application specific integrated circuit) or an FPGA (field programmable gate array).

There have been described and illustrated herein several embodiments of methods and apparatus for generating an excessive bit error rate alarm for an STSn or an STMn signal. While particular embodiments of the invention have been described, it is not intended that the invention be limited thereto, as it is intended that the invention be as broad in scope as the art will allow and that the specification be read likewise. It will therefore be appreciated by those skilled in the art that yet other modifications could be made to the provided invention without deviating from its spirit and scope as so claimed.

Claims:

1. A method for generating an excessive bit error rate (EBER) alarm for an STSn or STMn telecommunications signal, said STSn or STMn telecommunications signal having a frame, said method comprising:
 - a) in an idle state, counting bit errors over a preset detection period of time;
 - b) comparing the total count of errors during the preset detection period of time to a detection threshold value;
 - c) when the total count exceeds the detection threshold value,
 - i) if a burst mode indicator is not set, entering an alarm state and generating an alarm, and
 - ii) if a burst mode indicator is set, repeating steps "a)" and "b)" until the total count exceeds the detection threshold for a plurality consecutive detection periods before entering an alarm state and generating an alarm.
2. A method according to claim 1, further comprising:
 - d) in an alarm state, counting bit errors over a preset recovery period of time;
 - e) comparing the total count of errors during the preset recovery period to a recovery threshold value;
 - f) when the total count is less than the recovery threshold value,
 - i) if a burst mode indicator is not set, entering the idle state and canceling the alarm, and

ii) if a burst mode indicator is set, repeating steps "d)" and "e)" until the total count is less than the recovery threshold for a plurality consecutive recovery periods before entering the idle state and canceling the alarm.

3. A method according to claim 1, further comprising:

 prior to step "a)",
 d) setting the detection period, the detection threshold and the burst mode indicator based on the expected occurrence of bit errors.

4. A method according to claim 2, further comprising:

 prior to step "a)",
 g) setting the detection period, the detection threshold, the recovery period, the recovery threshold and the burst mode indicator based on the expected occurrence of bit errors.

5. A method according to claim 1, wherein:

 said detection period of time is a preset frame count value.

6. A method according to claim 5, wherein:

 the frame count is incremented every 125 μ s.

7. A method according to claim 5, wherein:

 the frame count is incremented every 500 μ s.

8. An apparatus for generating an excessive bit error rate (EBER) alarm for an STSn or STMn telecommunications signal, the STSn or STMn telecommunications signal having a frame, said apparatus comprising:

- a) detection time base means for determining a repeating detection period;
- b) error counter means for counting bit errors of the signal and providing a bit error value;
- c) alarm detection means coupled to said detection time base means and said error counter means for determining whether the bit error value is greater than or equal to a detection threshold during a detection period;
- d) burst mode detection means coupled to said alarm detection means for determining whether the apparatus is operating in a burst mode; and
- e) alarm generation means coupled to said alarm detection means for generating an alarm, wherein
 - i) when said burst mode detection means detects that the apparatus is not operating in a burst mode, said alarm generator means generates an alarm when said alarm detection means determines that the bit error value is greater than or equal to a detection threshold during a detection period, and
 - ii) when said burst mode detection means detects that the apparatus is operating in a burst mode, said alarm generator means generates an alarm when said alarm detection means determines that the bit error value

is greater than or equal to a detection threshold during two consecutive detection periods.

9. An apparatus according to claim 8, further comprising:

g) recovery time base means for determining a repeating recovery period; and

h) recovery detection means coupled to said recovery time base means and said error counter means for determining whether the bit error value is less than a recovery threshold during a recovery period, wherein

i) when said burst mode detection means detects that the apparatus is not operating in a burst mode,


 said alarm generator means cancels an alarm when said recovery detection means determines that the bit error value is less than a recovery threshold during a recovery period, and

ii) when said burst mode detection means detects that the apparatus is operating in a burst mode,

 said alarm generator means cancels an alarm when said recovery detection means determines that the bit error value is less than a recovery threshold during two consecutive recovery periods.

1/4


FIG. 1

PRIOR ART

B DENOTES AN 8-BIT BYTE


2/4

FIG. 2

PRIOR ART

SUBSTITUTE SHEET (RULE 26)

FIG. 3



4/4




FIG.4

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/07974

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) :G06F 11/00

US CL :Please See Extra Sheet.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 870/216, 241, 242, 243, 244, 246, 250, 252, 907; 714/48, 704, 821

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5,724,362 A (LAU) 03 MARCH 1998, Figures 3-4 and col. 3, line 66 to col. 7, line 59.	1 and 8
A	US 5,455,832 A (BOWMASTER) 03 OCTOBER 1995, Figure 16, col. 26, line 38 to col. 27, line 5.	1-9
A	EP 0,862,292 A2 (BURKE ET AL) 09 FEBRUARY 1998, FIG. 1, page 6, lines 15-57.	1-9

Further documents are listed in the continuation of Box C. See patent family annex.

"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"A"	document member of the same patent family

Date of the actual completion of the international search
27 MAY 2002Date of mailing of the international search report
26 JUN 2002Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231
Facsimile No. (703) 305-3230Authorized officer
DUONG, FRANK
Telephone No. (703) 308-5428

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/07974

A. CLASSIFICATION OF SUBJECT MATTER:

US CL :

370/216, 241, 242, 243, 244, 246, 250, 252, 907; 714/48, 704, 821